

8-bit serial-in, parallel-out shift register Rev. 3 — 28 May 2024

1. General description

The 74HC164-Q100; 74HCT164-Q100 is an 8-bit serial-in/parallel-out shift register. The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input ($\overline{\text{MR}}$) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Input levels:
 - For 74HC164-Q100: CMOS level
 - For 74HCT164-Q100: TTL level
- Gated serial data inputs
- Asynchronous master reset
- Complies with JEDEC standards
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints




3. Ordering information

Type number	Package										
	Temperature range	Name	Description	Version							
<u>74HC164D-Q100</u> 74HCT164D-Q100	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	<u>SOT108-1</u>							
74HC164PW-Q100 74HCT164PW-Q100	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	<u>SOT402-1</u>							
74HC164BQ-Q100 74HCT164BQ-Q100	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	<u>SOT762-1</u>							

4. Functional diagram



8-bit serial-in, parallel-out shift register



5. Pinning information

BQ package D package SOT108-1 (SO14) SOT762-1 (DHVQFN14) DSA Vcc terminal 1 DSA 1 14 V_{CC} PW package index area 4 SOT402-1 (TSSOP14) [-13 Q7 DSB 2 DSB 2 (13 Q7 14 V_{CC} DSA 1 Q0 3) (12 Q6 12 Q6 Q0 3 DSB 2 13 Q7 Q1 4) (11 Q5 11 Q5 Q1 4 12 Q6 Q0 3 5) (10 Q4 Q2 GND⁽¹⁾ 11 Q5 Q2 5 10 Q4 Q1 4 6) MR Q3 (9 Q2 5 10 Q4 ĺ∞ 9 MR Q3 6 Q3 6 9 MR GND ЧС 8 CP 8 CP GND 7 aaa-036245 GND 7 aaa-036244 aaa-036243 Transparent top view (1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered, the solder land should remain floating or connected to GND.

5.1. Pinning

5.2. Pin description

Table	2.	Pin	description
-------	----	-----	-------------

Symbol	Pin	Description
DSA	1	data input
DSB	2	data input
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	3, 4, 5, 6, 10, 11, 12, 13	output
GND	7	ground (0 V)
СР	8	clock input (LOW-to-HIGH, edge-triggered)
MR	9	master reset input (active LOW)
V _{CC}	14	positive supply voltage

74HC_HCT164_Q100

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2024. All rights reserved

6. Functional description

Table 3. Function table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition

 \uparrow = LOW-to-HIGH clock transition; X = don't care

Operating	Input		Output	Output		
modes	MR	СР	DSA	DSB	Q0	Q1 to Q7
Reset (clear)	L	Х	X	Х	L	L to L
Shift	Н	1	I	I	L	q0 to q6
	Н	1	1	h	L	q0 to q6
	Н	1	h	I	L	q0 to q6
	Н	1	h	h	Н	q0 to q6

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I} < -0.5 \text{ V or } V_{\rm I} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
I _O	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT108-1 (SO14) package: P_{tot} derates linearly with 10.1 mW/K above 100 °C.

For SOT402-1 (TSSOP14) package: P_{tot} derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74H	IC164-Q	100	74H	Unit		
			Min	Тур	Мах	Min	Тур	Max	1
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Мах	1
74HC16	4-Q100	-								
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level input	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								-
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	64-Q100									
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								1
	output voltage	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.15	0.26	-	0.33	-	0.4	V

8-bit serial-in, parallel-out shift register

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Мах	Min	Мах	Min	Max	
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	100	360	-	450	-	490	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; $t_r = t_f = 6 ns$; $C_L = 50 pF$; test circuit see Fig. 8; unless otherwise specified

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HC16	4-Q100									
t _{pd}	propagation	CP to Qn; see Fig. 5 [1]							
	delay	V _{CC} = 2.0 V	-	41	170	-	215	-	255	ns
		V _{CC} = 4.5 V	-	15	34	-	43	-	51	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	12	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	12	29	-	37	-	43	ns
t _{PHL}	HIGH to LOW	MR to Qn; see <u>Fig. 6</u>								
	propagation delay	V _{CC} = 2.0 V	-	39	140	-	175	-	210	ns
	delay	V _{CC} = 4.5 V	-	14	28	-	35	-	42	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	11	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	11	24	-	30	-	36	ns
tt	transition time	see <u>Fig. 5</u> [2]							
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	CP HIGH or LOW; see Fig. 5								
		V _{CC} = 2.0 V	80	14	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	5	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	4	-	17	-	20	-	ns
		MR LOW; see <u>Fig. 6</u>								1
		V _{CC} = 2.0 V	60	17	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	6	-	15	-	18	-	ns
		V _{CC} = 6.0 V	10	5	-	13	-	15	-	ns

8-bit serial-in, parallel-out shift register

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	-	°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
t _{rec}	recovery time	MR to CP; see Fig. 6								
		V _{CC} = 2.0 V	60	17	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	6	-	15	-	18	-	ns
		V _{CC} = 6.0 V	10	5	-	13	-	15	-	ns
t _{su}	set-up time	DSA, and DSB to CP; see Fig. 7								-
		V _{CC} = 2.0 V	60	8	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	3	-	15	-	18	-	ns
		V _{CC} = 6.0 V	10	2	-	13	-	15	-	ns
t _h	hold time	DSA, and DSB to CP; see Fig. 7								
		V _{CC} = 2.0 V	+4	-6	-	4	-	4	-	ns
		V _{CC} = 4.5 V	+4	-2	-	4	-	4	-	ns
		V _{CC} = 6.0 V	+4	-2	-	4	-	4	-	ns
f _{max}	maximum	for Cp, see <u>Fig. 5</u>								
	frequency	V _{CC} = 2.0 V	6	23	-	5	-	4	-	MHz
		V _{CC} = 4.5 V	30	71	-	24	-	20	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF	-	78	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	85	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per package; $V_I = GND$ to V_{CC} [3]		40	-	-	-	-	-	pF
74HCT1	64-Q100	1					1			
t _{pd}	propagation	CP to Qn; see Fig. 5 [1]								
	delay	V _{CC} = 4.5 V	-	17	36	-	45	-	54	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	14	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see <u>Fig. 6</u>								
	propagation	V _{CC} = 4.5 V	-	19	38	-	48	-	57	ns
	delay	V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
t _t	transition time	see <u>Fig. 5</u> [2]								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	CP HIGH or LOW; see Fig. 5								
		V _{CC} = 4.5 V	18	7	-	23	-	27	-	ns
		MR LOW; see Fig. 6								
		V _{CC} = 4.5 V	18	10	-	23	-	27	-	ns
t _{rec}	recovery time	MR to CP; see Fig. 6								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
t _{su}	set-up time	DSA, and DSB to CP; see Fig. 7								1
		V _{CC} = 4.5 V	12	6	-	15	-	18	-	ns
t _h	hold time	DSA, and DSB to CP; see Fig. 7								+
		V _{CC} = 4.5 V	+4	-2	-	4	_	4	-	ns

8-bit serial-in, parallel-out shift register

Symbol	Parameter	r Conditions		25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
f _{max}	maximum	for Cp, see <u>Fig. 5</u>									
	frequency	V _{CC} = 4.5 V		27	55	-	22	-	18	-	MHz
		V _{CC} = 5.0 V; C _L = 15 pF		-	61	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} - 1.5 V	[3]	-	40	-	-	-	-	-	pF

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

10.1. Waveforms and test circuit





Fig. 5. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency


8-bit serial-in, parallel-out shift register



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 6. Waveforms showing the master reset (MR) pulse width, the master reset to output (Qn) propagation delays and the master reset to clock (CP) removal time



Measurement points are given in <u>Table 8</u>.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 7. Waveforms showing the data set-up and hold times for Dn inputs

Table 8. Measurement points

Туре	Input	Output		
	V _M	V _M	V _Y	
74HC164-Q100	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}
74HCT164-Q100	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}

8-bit serial-in, parallel-out shift register



 R_T = termination resistance should be equal to output impedance Z_o of the pulse generator;

 C_{L} = load capacitance including jig and probe capacitance

Fig. 8. Test circuit for measuring switching times

Table 9. Test data

Туре	Input		Load	Test	
	VI	t _r , t _f	CL		
74HC164-Q100	V _{CC}	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	
74HCT164-Q100	3.0 V	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}	

11. Package outline




Fig. 9. Package outline SOT108-1 (SO14)

8-bit serial-in, parallel-out shift register




Fig. 10. Package outline SOT402-1 (TSSOP14)

8-bit serial-in, parallel-out shift register




Fig. 11. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Table 10. Abbreviations				
Acronym	Description			
ANSI	American National Standards Institute			
CDM	Charged Device Model			
CMOS	Complementary Metal-Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
ESDA	ElectroStatic Discharge Association			
HBM	Human Body Model			
JEDEC	Joint Electron Device Engineering Council			
TTL	Transistor-Transistor Logic			

13. Revision history

Table 11. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT164_Q100 v.3	20240528	Product data sheet	-	74HC_HCT164_Q100 v.2		
Modifications:	and MO-15	 Fig. 9, Fig. 10: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. Section 2: ESD specification updated according to the latest JEDEC standard. 				
74HC_HCT164_Q100 v.2	20200611	Product data sheet	-	74HC_HCT164_Q100 v.1		
Modifications:	guidelines c Legal texts <u>Section 2</u> u <u>Table 4</u> : De	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. <u>Section 2</u> updated. <u>Table 4</u>: Derating values for P_{tot} total power dissipation updated. <u>Fig. 11</u>: Package outline drawing SOT762-1 (DHVQFN14) updated. 				
74HC_HCT164_Q100 v.1	20130816	Product data sheet	-	-		

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

8-bit serial-in, parallel-out shift register

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	2
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	5
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	8
11. Package outline	11
12. Abbreviations	14
13. Revision history	14
14. Legal information	15

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 28 May 2024

74HC_HCT164_Q100